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Abstract. 
A set of CAD tools for the synthesis and 
layout generation of multiple-valued current-mode 
CMOS logic (CMCL) circuits is described. The 
synthesis method is based upon the cost-table 
method. The general circuit structure, the 
cost-table functions and the decomposition 
procedure used in the cost-table synthesis program 
are explained. The synthesis program is based upon 
a logically complete set of basic elements for CMCL 
circuits. After circuit synthesis the actual layout 
is generated using standard-cell IC design tools. 
1 Introduction. 
Recently. the implementation of 
multiple-valued logic based on Current-Mode CMOS 
circuits has received much attention in literature 
[l-71. Current-mode CMOS logic appears to be 
attractive for two reasons. First, the IC process 
technology is the same as that of binary CMOS 
integrated circuits. This opens the possibility for 
integrating multiple-valued modules realized in 
CMCL with standard binary logic circuits in a 
single VLSI system. The second reason is the 
powerful logic functionality of CMCL circuitry, 
which has been convincingly demonstrated by recent 
developments [71. 
However, no publications have yet appeared on 
computer-aided design tools for current-mode CMOS 
logic (CMCL) circuits. The availability of these 
CAD tools, freeing the logic designer from the 
details of electronics and layout of CMCL circuits. 
is essential for the acceptance of these circuits. 
This paper presents a study and resulting 
implementation of a design tool for CMCL circuits. 
The set of tools consists of two parts: a 
logic-synthesis program and a layout-generation 
part. 
The logic-synthesis program is based on the 
cost-table approach 18-12]. The function to be 
synthesized, the target function, is decomposed 
into a number of functions that are present in a 
so-called cost table. The cost table contains a 
logically complete subset of all possible functions 
to be synthesized. Each of the functions in the 
table has a certain cost. The synthesis procedure 
generates the decomposition of the target function 
into cost-table functions in such a way. that the 
resulting implementation has the lowest possible 
total cost. 
The layout of each of the cost-table functions 
is stored in a library. Standard-cell placement and 
routing tools are used to generate the layouts of 
the target functions. The resulting layout is a 
module that can be used in a VLSI design 
environment as part of a digital I.C. 
At present the system can be used for 
one-input functions only. An extension to 
multiple-input functions will be the subject of 
future research. 
Now, an overview of the subjects treated in 
each of the following chapters will be given. In 
chapter 2, current-mode CMOS circuits will be 
introduced. A set of basic elements is described 
from which CMCL circuits can be built. For these 
elements logic symbols for use in logic diagrams 
(in contrast t o  electronic diagrams) are proposed. 
It is also shown how the elements can be used to 
compose simple CMCL circuits. 
Chapter 3 gives an overview of design methods 
for multiple-valued functions. A distinction is 
made between mathematical and technology-linked 
methods. Their significance for CMCL circuit design 
is discussed and the choice for using the 
cost-table technique approach, will be argued. 
The cost-table design method for one-input 
four-valued CMCL circuits is treated in chapter 4. 
After comparison of the features of CCD circuits 
(for which the cost-table method vas originally 
proposed [81) and CMCL circuits, the general 
circuit structure and its major constituent parts 
are discussed. The decomposition procedure, which 
has been implemented as a computer program, is 
designed to utilize the full potential of this 
s t ruc t w e .  
Finally, in chapter 5 the conclusions from 
this work are presented and some suggestions for 
further development of the design system made. 
2. Basic circuit elernte for current-mode CllOS 
logic circuite. 
2.1. Introduction. 
In this chapter, the set of basic circuit 
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Fig. 1. The two situations occurring if 
current-mirror outputs are interconnected. a) 
opposite-type mirrors result in subtraction. b) two 
mirrors of the same type result in addition. 
a) b )  
lin lout v 
U lin lout 
Fig. 2. Definition of current references for the 
mirrors: a) for N-type mirrors; b) for P-type 
mirrors. 
elements suitable for logic decomposition and logic 
design of current-mode CMOS logic circuits. is 
treated. For each element, the logic operation is 
described, a logic symbol proposed and the circuit 
realization given. 
Analyzing a large number of manually-designed 
current-mode CMOS logic circuits. 12-71 it turns 
out that only a few basic elements make up most of 
the circuits. From these, the most elementary ones 
have been selected. The resulting set of basic 
circuit elements is presented. The selected 
elements are simple. constitute a logically 
complete set of basic elements and operate 
completely in the current domain. 
In section 2.2, the properties of the logic 
symbols are explained, and the basic circuit 
elements are presented in section 2.3. 
2.2. Logic diagram of c)(cL circuits. ' 
In this paper, logic diagrams instead of 
electronic circuit diagrams are mostly used in 
order to formalize the design procedure. In the 
transfer from electronic circuit diagrams to logic 
diagrams. one encounters a problem with the signs 
of signals. 
Every branch in an electronic circuit has a 
current reference direction, which can be indicated 
by an arrow in the diagram. In most previous 
publications on current-mode logic, all currents 
represent a positive logic value. In the 
translation from a circuit diagram into a logic 
diagram, confusion occurs regarding the signs of 
the currents and logic signals. For instance, if 
the outputs of two mirrors of opposite types are 
connected, the output currents (fig. 1.a) are 
subtracted. However. if the two mirrors are of the 
same type, the operation represents an addition 
(fig. lb). 
In this paper, a current reference direction 
is defined to avoid this confusion, as illustrated 
for current mirrors in figure 2. By this 
definition, the output current of an N-type mirror 
is always positive. and that of a P-type mirror is 
negative. 
In a logic diagram, the connections between 
components indicate the direction of the 
information transfer, not of the corresponding 
(physical) current. The direction of a physical 
current must be represented by attaching a sign to 
the corresponding logic signal. Negative logic 
values will be indicated by an underscore (e.g. 1 
1. The minus sign was avoided because of possible 
confusion with the operations subtraction and sign 
inversion. 
2.3. Explanation of the basic eleants. 
The proposed set of basic circuit elements is 
listed in Table I. For each basic element, the 
logic symbol, a mathematical description of the 
operation and the circuit realization are given in 
this table. 
S-tion. The simplest operation in the current 
domain is the arithmetic addition of signals, for 
which the sIIptor is proposed. If the result q Is 
outside the range 0.. (R-1). no truncation or other 
operation (like folding or modulo-R addition) takes 
place. The summator allows no fanout; it has one 
output that can be connected to one other circuit 
element only, usually a mirror. The summator is the 
only connective operator, which combines two or 
more signals, in the set of basic circuit elements. 
The circuit realization of the summator is an 
electrical interconnection between all the inputs 
and the output. 
Constant value. The second basic element is the 
constant generator. It can provide any positive or 
negative integer value. In practice, the' values 
used will be small, e.g. between -(R-l) and (R-1) 
(where R denotes the radix). 
The corresponding electrical circuit is a constant 
current generator, consisting of one or more MOS 
transistors. A positive constant is generated by 
(an) N-channel transistor(s1 and a negative 
constant by (a) P-channel transistor(s1, as 
indicated in the table. The gatecs) of the 
transistor(s1 are connected to a reference voltage, 
which can be generated locally [41. 
N-type and P-type mirrors. There are two kinds of 
mirrors: an N-type and a P-type. The mirrors are 
one-input, multiple output logic operators. A 
mirror truncates its input signal (according to the 
type of the mirror) and inverts its sign, as is 
illustrated in figure 3. In the logic description 
of the mirrors, the mathematical functions bndp 
(bound-positive) and bndn (bound-negative) have 
been used. They are defined as: 
bndp(x1 = max(0,x) = 0 v x 
bndn(x) = min(0,x) = 0 A x (1) 
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The clrcuit realizations of the mirrors are 
the well-known N-channel respectively P-channel 
current mirrors [41, as shown in Table I. Multiple 
copies of the output signals are obtained by the 
use of a number of separate output transistors. 
Multiplication of the output signals with an 
integer factor is obtained by connecting the drains 
of several identical output transistors together. 
':I 1 
Fig. 3. The logic behavior of the mirrors. a) 
2-output N-type mirror; M = 1, N = 2. b) 1-output 
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2.4. The necessity of logic level restoration. 
The functions obtained with these CMCL basic 
circuit elements are not level-restoring. They may 
be viewed as analog functions consisting of linear 
segments, that have the desired values at the 
discrete points allowed in the multiple-valued 
logic system. After a few of these C K L  circuits, 
the logic levels have to be restored, because of 
the generation and propagation of deviations from 
the exact logic values. A level restoration circuit 
can be found in [SI. This noise margin problem 
imposes a very important restriction on the use of 
CMCL circuits. and will have to be investigated 
thoroughly. 
3. The applicability of existing ayntheoia 
techniques for Cnn. 
In this chapter. some published methods for 
the synthesis of MVL functions will be briefly 
reviewed. Based on the structural resemblance 
between CMCL and some other forms of MVL circuits 
(IIL and CCD), the direction in which the 
investigations have been directed will be 
discussed. In the next chapter, one of the reviewed 
synthesis methods, the so called cost-table 
synthesis method, will be treated in detail. and 
subsequently applied to CKL. 
Commonly, two classes of synthesis techniques 
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for multiple-valued logic functions are 
distinguished (121. On one hand there are 
mathematical methods and on the other there are 
methods, that have a close link to circuit 
realizations in a particular technology. 
3.1. llethemetical synthesis athods. 
The first mathematical framework for the 
decomposition of multiple-valued functions w a s  the 
algebra, proposed by Post in 1921 1131. Since then, 
many algebra's have been derived from the Post 
algebra. Although mathematically elegant, the 
minimization techniques based on these algebra's 
(usually extensions of the Boolean method) do not 
result in economically feasible circuits. The 
reason is that the basic operators used are 
difficult to implement in an IC technology. This is 
true for IIL circuits I141 and for CCD circuits 
[El. and it appears that the situation is not 
different for CMCL, because CMCL has many 
characteristics in common with IIL 1121. 
In contrast, the algebra's developed by Allen 
and Civone [IS]. by Vranesic [161 and by Su and 
Sarris 1171 embody elementary operators more 
suitable for implementation in electronic circuits. 
The Allen-Civone algebra uses unary literal 
operators and the maximum and minimum connectives. 
It can be shown that these operators can be 
implemented using the basic elements of C K L  from 
table 1. In this way, the functional completeness 
is easily proved. Some of the literals, however, 
are relatively costly to implement and the same is 
true for maximum and minimum circuits in the case 
of many inputs. 
Although CMCL circuits can be designed with 
the mathematically oriented methods, the resulting 
circuits require much chip area and are therefore 
poor competitors with regard to binary solutions. 
In order to achieve economically viable circuit 
realizations of multiple valued functions, other 
synthesis methods, which exploit the elementary 
operations of CMCL. are required. 
Fig. 4. Example of a synthesis technique by linear 
combination of the basis functions vo = <O 1 2 3>. 
v = <O 0 12>, vz = <O 0 0 1> and v3 = <1 1 1 1>: 
1 
f(x) = (1 0 1 o>. 
3.2. Technology-linked synthesis techniques. 
Technology-linked methods have been published 
for IIL and CCD technology. The resemblance between 
the basic operators in these technologies and those 
of CMCL, make it likely that an adaptation of these 
methods for current-mode CMOS logic is possible. 
The most important technology-linked synthesis 
techniques for IIL are those of McCluskey [141 and 
Davio/Deschamps 1181. Especially the latter appears 
to be promising for the synthesis of unary 
functions. In this method, a basis of the 
four-dimensional space of quaternary one-input 
functions is chosen. A unary function is now 
realized by a linear combination of the four basis 
functions. An example of a set of basis functions 
especially suitable for CMCL is fo=<O 1 2  3>, 
fl=<O 0 12>. fZ=<O 0 0 1> and f3=<l 1 1 1>. In 
figure 4 the logic diagram for the function 
f=<l 0 1 O> is shown. Essential for this method is 
the availability of subtraction, which is easily 
achieved in CMCL. The synthesis procedure can 
easily be implemented in a CAD program. 
A synthesis method originally proposed for the 
synthesis of logic CCD's [El is the cost-table 
decomposition method. The target function is 
decomposed into a number of subfunctions, the 
so-called cost-table functions, which are then 
combined to restore the original function. It is a 
very versatile method of circuit design, which can 
be tailored to any particular technology by the 
choice of a specific target structure and the 
selection of the functions included in the cost 
table. The application of this method to C K L  
circuits will be treated in detail in the next 
chapter. 
4. The cost-table decomposition athod applied to 
cI(cL circuits. 
All publications on cost-table synthesis 
methods for circuit implementation of 
multiple-valued function that have appeared up to 
now are dealing with CCD circuits. In order to find 
out to what extend the cost-table approach can be 
applied to CMCL. the characteristics of CCD and 
CMCL circuits are compared in section 4.1. The 
general circuit structure proposed for cost-table 
synthesis of CMCL circuits is then presented in 
4.2. Section 4.3 is a treatment of the 
decomposition procedure used. 
4.1. Comparison between CCD and QCL circuits. 
In the CCD circuits for which the cost-table 
method was first introduced, the restrictions 
applying to the circuit structure are very severe 
[El: 
Within the CCD circuit, copying of charge and 
crossing of signal lines must be avoided as much 
as possible. However, at the input. signal 
copying can occur freely, as the input signal is 
a voltage. 
Only positive charge pckets are available 
The subtraction of signals is expensive in terms 
of circuit cost [121. 
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For current-mode CMOS circuits, the freedom is 
much greater. The most important advantages over 
CCD technology are: 
Copying signals and multiplication with a 
constant are possible inside a CMCL circuit, 
because extra output transistors can be added to 
mirrors. 
Signal lines are allowed to cross freely without 
causing interference. 
0 The signals can be both positive and negative. 
Sign inversion is available and therefore 
subtraction as well as additiqn can be used. 
On the other hand, CMCL circuits also have 
some restrictions due to their functioning in the 
current domain: 
The input signal is a current and can not be 
applied directly to all subcircuits. It must be 
distributed by a dedicated subcircuit. 
The fanout is one and can only be increased if an 
output mirror is used. 
From these properties, the conclusion can be 
drawn that the cost-table method is applicable to 
CMCL but has to be modified. 
4.2. The circuit structure for cost-table synthesis 
of cnn circuits. 
The cost-table synthesis method is based on a 
fixed circuit structure for the target function, 
which is determined by the specific IC technology 
used. As mentioned previously, the properties of 
CMCL are different from those of CCD’s. Still, the 
nature of the cost-table method requires a fixed 
circuit structure. 
The proposed general circuit structure for 
cost-table synthesis of unary CMCL functions is 
shown in figure 5. Similar structures have often 
been used in manual designs. Three parts can be 
distinguished: the input distribution circuit ( A ) ,  
the output combination circuit (C)  and the actual 
logic part which is composed of cost-table 
functions (BI..Bn). These parts will be discussed 
in detail in the next three subsections. 
4.2.1. The input signal distribution. 
In fig. 6. two possible circuits for the 
distribution of the input signal are shown. A 
positive input signal according to the definitions 
in section 2.2 has been assumed. 
Fig. 5.The general structure of a one-input CMCL 
circuit for cost-table synthesis. A: input signal 
distribution circuit. Bi: cost-table circuits. C: 
output combining circuit. 
A P-type mirror. The most simple circuit that can 
be used to distribute the input signal is the 
P-type mirror (fig. 6.a). By examination of 
manually designed CMCL circuits. it was found that 
this structure is often used. Besides providing 
multiple copies of the input signal. the mirror 
inverts the sign. Instead of the signal x. the 
negative signal 
An N-type colplerant circuit. A second possible 
input distribution circuit for positive input 
signals is a complement circuit employing an N-type 
mirror (fig. 6 b). The distributed signal in this 
case is the complement x. The complement circuit is 
slightly more complicated than the P-type mirror. 
On the other hand, its delay time is considerably 
less [SI. The types of realizable cost-table 
functions are the same in both cases. Only the 
values of the constants are higher for cost-table 
circuits designed for the complementing input, 
causing their cost and the power consumption to be 
higher. 
is applied to the subcircuits. 
- 
The choice of the input circuit is a tradeoff 
between circuit complexity, power dissipation and 
switching speed. For the reasons stated above, the 
P-type mirror will be used to distribute the input 
signals . 
4.2.2. The output circuit. 
If the target function is a cost-table 
function (or a multiple thereof), no output circuit 
is needed. In the other case, the output circuit is 
necessary to combine the cost-table functions 
resulting from the decomposition procedure. Two 
operations will be considered for this purpose: the 
sumnation and the sumnation with complement. Other 
candidates, e.g. maximum, minimum. or inhibit are 
more expensive in terms of circult realization, 
especially for three or more inputs. 
S-tion. The combining operation most natural for 
current mode circuits and the only one appearing in 
the table of basic circuit elements (Table I) is 
the sunmator (fig 7.a). It does not require any 
active elements. However, i t  has one major 
drawback: it can not provide a fanout larger than 
one. If multiple outputs are required. each of the 
cost-table functions must be equipped with 
additional outputs as indicated in figure 7.b. 
Fig. 6. Two potential input distribution circuits. 
a) A P-type mirror. The distributed signal is E. b) 
A complement circuit. The distributed signal is x. 
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e) 
Fig. 7. Output combining circuits. a) Summation 
without fanout. b) Summation with fanout. c) 
Complement circuit with fanout. 
S-tion followed by a coqlerant. Alternatively, 
the fanout can be provided by means of a mirror 
(N-type for a positive output signal) as shown in 
fig. 7.c. The output mirror transforms the output 
signal. It inverts the sign, truncates the signal 
and optionally multiplies it with a constant 
integer factor. A negative constant must be added 
to the (positive) cost-table functions to obtain 
the proper sign for the input signal of the N-type 
output mirror. The resulting transformation is the 
complement operation: 
f(x) = - bndn(K + f(lx) + .. +'fn(x)) (2) 
where K < 0 and fl(-x)..fn(x) are the cost-table 
functions. The transformation can be usefully 
exploited in the decomposition procedure, which is 
treated in section 4.3. 
The output circuit proposed in this paper is 
that of figure 7.c, because of its fanout facility 
and the additional logic transformation mentioned 
in the last paragraph. 
4.2.3. The cost-table functions. 
In reference 181 the term cost indicates the 
relative cost of the basic gate configurations for 
digital CCD's. Such diverse properties as chip area 
consumption, the number of power-supply and data 
lines. and sensitivity to process and voltage 
variations were combined in a single cost measure. 
In later publications the term cost was also used 
to indicate mathematical properties of cost-table 
functions. Some of these properties of functions 
were shown to correlate with their cost of 
realization as a CCD circuit [lo]. The mathematical 
cost functions used by Schueller et al. are the 
transition count. total transition size, constant 
and sum [ lo] .  
For a CMCL circuit, its number of (unit) 
transistors is a natural cost measure derived 
directly from the electronic implementation. This 
transistor count Q has a strong relation with the 
chip area and the power dissipation. A cost 
function is useful to guide the decomposition 
procedure. The correlation between Q and some of 
the mentioned mathematical cost functions will be 
investigated, after the introduction of the 
cost-table circuits and functions. 
The cost table consists of a subset of all 256 
four-valued functions of one variable. It must 
fulfill the following requirements: 
0 The cost-table functions must be positive. This 
is required by the synthesis procedure. It 
implies an ordering of the cost-table functions, 
in the sense that if fa+b is the sum of two 
functions fa and fb then fa+b(x) 2 fa(x) and 
fa+,(x) z fb(x) for any value of x. 
The set of cost-table functions must be logically 
complete: all functions must be decomposable into 
cost-table functions. This requirement implies 
that the cost table m u s t  contain the unity delta 
1 it era1 s 81 = <O 1 0 0>, 
8 = <O 0 1 O> and 83 = (0 0 0 1> because these 
can never be decomposed. 
For every cost-table function, the realization 
with the smallest cost (transistor count) must be 
provided. 
No cost-table function must be decomposable into 
other cost-table functions. 
80 = (1 0 0 O>. 
2 
The properties of CMCL and of the 
complementing output structure also have 
consequences for the cost-table functions. Only 
functions of which the minimum logic value is 0 and 
the next-to-lowest value is 1 have been included in 
the cost table. The outputs' of the cost-table 
circuits are mirrors (see the description in the 
following paragraphs). This makes implementation of 
a constant multiplication factor easy. The 
resulting function will be truncated by the output 
circuit so it is no problem if its maximum value 
exceeds (R-1) because of the multiplication. 
A small number of circuit structures can be 
employed to generate many different logic functions 
by variation of the circuit parameters. N-type and 
P-type mirrors are both available in CMOS. However, 
P-type mirrors are 2 to 3 times slower than the 
N-type mirrors. Therefore, only N-type mirrors will 
be considered. 
Experience with hand-made designs has guided 
the choice of the cost table circuits. A recurring 
subcircuit is the combination of a constant, a 
summator and a mirror (as shown in fig. 8). Several 
configurations of one or more of these subcircuits 
have been simulated with a range of parameter 
settings. Of the functions obtained, only those 
were included in the cost table that meet the 
requirements as stated above. 
circuit structure I. The first structure is shown 
in fig. 8.a. In fig. 8.b the logic behavior is 
depicted for some values of the three parameters a, 
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Fig. 8. Cost-table circuit structure I. a) Logic 
diagram. The parameters are a.K and k. b) Some 
realized functions: 
f1(x) = ( 0  0 1 2>.f2(x) = ( 0  0 0 2> 
0 f(x) 
1 <1 1 1 I> 
3 <o 1 2 3> 
4 <o 0 1 2> 
5 ( 0  0 0 I> 
6 <I  0 0 O> 
7 <1 1 0 O> 
7 <2 1 0 O> 
7 CO 1 1 I> 
8 <1 1 1 o> 
8 <2 2 1 o> 
8 (0  1 2 2> 
8 <o 1 0 o> 
9 <3 1 0 o> 
9 <3 3 1 O> 
9 <O 0 1 l> 
9 <O 1 2 1> 
9 <l 2 1 O> 
10 <O 1 1 O> 
10 ( 0  0 1 o> 
10 <o 1 2 o> 
10 CO 2 1 o> 
10 <I 2 0 o> 
11 <o 1 3 3> 
11 (2 3 1 O> 
12 <O 0 1 3> 
12 <O 1 3 2> 
12 <O 3 2 1> 
12 < I  2 3 O> 
12 <I  3 1 o> 
13 <O 0 2 1> 
13 (0  1 3 I> 
13 <O 3 1 0 )  
13 <1 3 0 O> 
13 ( 0  2 2 I> 
14 <O 1 3 O> 
14 (1 2 2 O> 




-X -X b )  
Fig. 9. Cost-table circuit structure 11. a) Logic 
diagram. The parameters are a, b, K. L, k and 1. b) 
Some realized functions: fl(x) = (1 1 0  O>,  
f2(X) = (0  3 1 o>, f3(X) = ( 0  0 1 o>, 
f4(x) = ( 0  1 2  o>. 
k and K. The function is increasing and has a slope 
a-k where it is positive. The output value is 
truncated by the mirror however and can not become 
negative. The mathematical representation is 
fI(x) = - k bndn(K + a x) (3) 
The cost Q is the total number of transistors in 
the circuit, plus the weight of the input signal: 
Q -  a +  k + K +  1. 
circuit structure 11. With two mirrors. there are 
several possible structures. Summation of two 
mirror outputs always yields two circuits of type 
I, and is therefore uninteresting. A cascade of two 
mirrors is shown in fig. 9.a. This is a powerful 
circuit with five parameters. Actually circuit 
structure I can be obtained by setting k=O in 
structure 11. The function fII(x) has a transition 
point at x = Iva. For x < Iva, f Is constant or 
increasing with slope 1-b, and for x > W a ,  the 
slope is l-(b - ask). as long as fII(x) is 
______ ~~~ 
TABLE II.COST TABLE f o r  Quaternary QlCL functionm 
ith the circuit8 of fir. 8 md 0 (elm. a) resp b)) 
parameters 
K 4  k=l a=l 
K-1 k-1 a-1 
K=2 k=l a=l 
K=O L=-1 k=l 1 4  a=l b-0 
K=l L=-1 k=l l=l a=l b=O 
K 4  L=-2 k=l 111 a=l b-0 
K=1 Lro k=l 1=1 a=l b=l 
K=2 L=-1 k=l 111 a-1 b-0 
K=1 L=-2 k=l l=l a=1 b-0 
K=Z L=O k-1 111 a=l b=l 
K=l  L=O k=2 1-1 a 4  b-1 
K 4  L=-3 k=2 l=l a=l tro 
K = l  L=-3 k-2 l=l a=l &o 
K-2 L=1 k=l 1=1 a=l b=l 
K=2 LEO k=2 111 a 4  b=l 
K=l  L=-1 b 2  111 a=l b=l 
K=3 L=O k=l 1=1 a-2 b=l 
K=2 L=1 k=2 l=l a=l b=l 
K-2 L d  k=3 111 a=l b=l 
K-1 L=O k=3 111 a-1 b=2 
K=l L=-1 k=3 1 4  a-1 b-1 
K=2 L=l k-2 l=l a=l b=2 
K=l  L=-2 k=3 1-1 a=l bl 
K = l  L 4  k=l l=l a-1 b-3 
K=2 L=l k=3 1=1 a-1 b=2 
K = l  L=O k 4  1-1 a-1 b=3 
K=2 L=-1 k=4 1-1 a=l b=l 
K=l L-1 k 4  111 a-1 b-2 
K=2 L=2 k=3 l=l a 4  b=2 
K=2 L=l k=4 1=1 a-1 b=2 
K=1 LEO k=5 111 a-1 b-3 
K=l  L=-1 Its5 111 a-1 b-2 
K=4 L=O k=1 111 a=3 b=2 
K=2 L=1 k=5 1=1 vl b-2 
K=5 L=-1 k=l 1 4  a=3 b=l 
K=2 L=3 k=5 l=l a-1 b-3 
positive. Just as for circuit structure 1. the 
output signal can not become negative due to the 
logic behavior of the second mirror. A range of 
functions is obtained that includes all step-up, 
step-down and delta literals, as well as a large 
number of other functions. A few examples are shown 
in figure 9.b. The mathematical representation is 
fII(x) = -1 bndn(L + b - k bndn(K + a %)I  (4)  
The cost Q is Q = a + b + k + 1 + K + L + 2. 
With circuit structures I and 11. a logically 
complete and powerful cost table can be designed. 
Structures with three mirrors have also been 
considered. All quaternary functions obtained, 
however, can also be obtained by a parallel 
combination of at most two circuits of the types I 
and 11. Moreover, a cascade of three mirrors forms 
a long delay path and degrades the speed 
performance of the whole circuit. For these 
reasons, structures containing three or more 
mirrors will not be considered any further. 
The cost table is presented in Table 11. The 
functions in the table are ordered according to the 
cost Q. The table also lists the structure type and 
the values of the parameters. 
For the decomposition program, it is necessary 
to know how the transistor counts of the cost-table 
functions and the mathematical cost functions are 
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related to each other. Table I11 lists the 
relations between the TTS, SUM, W: and TC cost 
functions and the transistor count Q for the 
functions in the cost table. The following 
observations can be made: 
e For all cost-table functions, TTS s 6, SUM s 7 ,  
BC s 2 and TC s 1. 
The correlation between the cost Q and the 
rathematical cost functions is weak. It Is 
strongest for the total transition size and the 
transition count. 
Because of this weak correlation, the 
mathematical cost functions are not useful to guide 
the decomposition procedure, which is explained in 
the next section. Instead, the properties of the 
cost-table functions mentioned in the previous 
m a p h s  are used for this purpose. 
4.3. The cost-table decowition program. 
4.3.1. Decomposition algorithw. 
In the literature on cost-table decomposition 
of unary MVL function$, several decomposition 
algorithms have been proposed. The original method 
of Kerkhoff and Robroek 181 employs an exhaustive 
search over all possl'ble combinations of cost-table 
functions. The minimum cost decomposition is 
guaranteed to be found, but the search requires 
much computation time. The method proposed by Lee 
and Butler [91 classifies the functions according 
to the transition count in order to guide the 
decomposition. In this way the number of 
combinations of cost-table functions to be 
considered is gmatly reduced. Abd-El-Barr, 
Vranesic and Zaky 1111 propose a different method 
to split a function, that exploits the specific 
features of CCD circuits, and also use the break 
count instead of the transition count. 
Both the methods of Lee et al. and of 
Abd-El-Barr et al. are not directly applicable to 
general cost-table decomposition problems, because 
they are specifically designed to optimize CCD 
circuits. Schueller, Tirumalai and Butler [lo] have 
considered the general problem of composing minimal 
cost tables of any size and they have done this for 
a variety of cost criteria. Their main conclusion 
is that minimal cost tables designed for various 
cost functions tend to contain the same functions. 
A method similar to Abd-El-Barr's, which 
appears to be attractive in the case of CCD's, has 
been developed for CMCL circuits. 
4.3.2. Application of the modified decogosition 
method to Cnn circuits. 
When adapting a method intended for CCD 
synthesis for C K L  circuits, the relevant features 
of both technologies must be compared. The CCD 
properties upon which the Abd-El-Barr method is 
based are the following: 
e addition is inexpensive 
e logic 3's are expensive to manipulate in CCD's, 
and therefore are always split. 
e the break count Is a good cost measure for CCD's, 
because every break in the function corresponds 
to an inhibit (which is relatively expensive) in 
the circuit. 
In CKL, addition is an inexpensive operation as 
well. However, 3's are not much more expensive to 
handle than other values. so the splitting 
procedure has to be changed. Also, the inhibit is 
not a basic element of CMCL, and therefore the 
break count is not directly related to the cost of 
CMCL circuits (refer to table 111). Instead of 
using the BC or another mathematical cost function 
as a decomposition guideline. a function is checked 
against the properties explained in section 4.2.3 
before it is looked up in the cost table. In this 
way, also a reduction in the number of lookups is 
achieved. 
In the method of Abd-El-Barr, the functions 
resulting from the decomposition procedure are not 
looked up in a table. In the present design system 
however, all functions must be decomposed into 
cost-table functions. If the cost table does not 
contain the functions that result from the 
decomposition, the program must continue with other 
splits of the target function and if necessary of 
the subfunctions. This leads to a recursive 
algorithm. Special functions and function 
transformation are not considered because they can 
not be implemented in the general structure 
proposed in section 4.2. Because the complementing 
output structure (figure 8.c. 1 is used, the target 
function has to be transformed prior to the 
decomposition according to section 4.2.2. This is 
only done if the target function is not the 
multiple of a costtable function. 
The adapted algorithm has been implemented in 
a computer program, CMCL-SYN. The input of CKL-SYN 
is the function to be synthesized. The result is a 
decomposition based on the general structure and 
the cost-table functions presented in this chapter. 
A logic simulator for CMCL circuits designed with 
the basic elements of chapter 2 has been 
incorporated to verify the results of the 
decomposi t ion program. 
4.4. Automtic Generation of the Layout. 
In this section, the path from the synthesis 
results to the actual I.C. mask layout is 
described. The layout of the CMCL functions is 
generated by using standard-cell IC design tools 
made available through the NELSIS project [191. A n  
overview of the design path is shown in figure 10. 
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layout descrlptlon 
Fig. 10. Overview of the design tools. 
The manually designed layouts of the 
cost-table functions are stored as cells in a 
layout library and in a cell description library. 
Figure 11 shows the mask layout and description for 
the cost-table function f(x)=<l 3 1 O>. A 
background layer defining the ground and power 
supply lines is also provided. The placer. router 
and layout editor together produce the mask layout 
description of the synthesized CMCL circuit. 
The placer and router have originally been 
intended for gate-array design. It should be noted 
that the restrictions they impose result in a 
layout that is not as dense as could be obtained by 
a fully manual design. The advantages of automated 
design are bought at the expense of increased area 
consumpt ion. 
4.5. An example. 
As an example, the function f(x) = 4 3 0 1> 
is decomposed by CKL-SYN into the cost-table 
functions (1 0 0 O> and <O 0 1 O> with 
multiplication factors 2 and 3 respectively, summed 
and complemented with respect to the constant 3 
(fig. 12.a). The resulting layout is shown in 
figure 12.b. 
S. Conclusions and suggestlone for further research 
A system for the automatic structural logic 
synthesis and layout generation for unary 
multiple-valued current-mode CMOS logic circuits 
has been presented. The logical synthesis part is 
based on modified cost-table decomposition 
techniques. The layout generation is carried out 
using standard cell placement and routing tools. 
The system has been developed for quaternary unary 
functions, but will be extended to functions of 
more variables. 
The system presented here Is Intended as a 
module generator for combinational logic circuits, 
as part of the I . C .  design environment. The 
resulting layouts can be used as modules in binary 
VLSI integrated circuits. 
The research in this area continues. The 
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Fig. 11. Representation of cost-table functions for 
the placer and router programs: a) layout; b) 
layout description. 
0 preparation of optimal CMCL cost tables of a 
0 circuit synthesis based on the Davio/Ceschamps 
0 comparing the results with other synthesis 
e comparing the synthesis results with binary 
0 using more flexible layout generation tools 
e investigation of error generation and propagation 
e investigation of sequential CMCL circuits 
0 the interface with binary circuits. 
Acknouledgemntrr. 
The authors wish to thank prof. 0. U. Mewlink 
for help and encouragement. Also thanks are due to 






The layout software used was developed at the 
universities of Delft and Eindhoven and by C. 
Piepers at Twente University. 
These investigations in the program of the 
Foundation for Fundamental Research on Hatter (FOM) 
have been supported by the Foundation for Technical 
Science (!STW), a division of the Netherlands 
Organization for the Mvanccement of Pure 
Scientific Research (ZM)). This research was 




< 0 0 3 0 >  d 
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